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ABSTRACT
This technical report proposes a new test algorithm for pattern sensitive faults detection in 
large size RAM with high circuit density. The algorithm tests an n -bit RAM organized in
k ^ l  subarrays in 9 7 . 5 tune where e is the eccentricity and is defined as the ratio
of number of bit lines to number of word lines. The test algorithms detect both the active 
and passive neighborhoods pattern sensitive faults in RAM. The existing RAM architecture 
has been modified very little so that tthe proposed technique can be implemented very 
easily. The test algorithms are not generated within the chip and the additional hardware is 
minimal. If b is the number of bit lines in a subarray, then the additional overhead is 
3bk +13& transistors ( which is about 3 \fn transistors if k =e =1) including the error 
latches. This is the lowest overhead known to date in any RAM circuit with parallel testing 
capability. The low overhead allows high reliability and the additional circuit for each bit 
line can fit within the 3\ to 6\ pitch width in high density single transistor d-RAM. 
Eventhough the proposed test algorithm is designed to detect the pattern sensitive faults, 
the modified architecture can be readily used to speed up other conventional algorithms of 
complexity 0 ( n k ) to 0 (n * /2).
Keywords: RAM, Passive Neighborhood Pattern Sensitive Fault, Active Neighborhood Pat­
tern Sensitive Fault, Bit Lines, Word Lines, Sense Amplifiers
21. INTRODUCTION
Over the past one decade, random access memory (RAM) size is being quadrupled in 
about every two to four years. This has been made possible by scaling down the feature 
width by a factor of 6, increasing the overall chip dimension by six fold and finally reduc­
ing the individual cell area by a ratio of 90:1 (as shown in Table 1). Lewyn and Meindl [l] 
have enumerated the physical limits of VLSI dynamic RAMs and have shown that 64M bit 
dRAM (having an access time of 50 nsec) can be realized using 0.35/jl technology and the 
conventional VLSI packaging. A further extension to 256M bit dRAM can be achieved by 
increasing the die size to 1.2 cm2 and cooling the chip by liquid nitrogen. This enormous 
prospect of RAM design has posed a number of challenges to the RAM test engineers. Con­
ventional test algorithms like marching test and GALPAT [2] can not economically test 
these large size RAM chips. GALPAT having a test complexity of 4 n 2+4n  for an n bit 
RAM will need about 800 days to test a 4M bit RAM chip with 100 nsec access time. 
Moreover, these tests have been designed to detect only stuck-at faults and restricted 
Table 1: Cell and Array Geometric Parameters in RAM
Memory
Size
(bits)
Feature
Width
(m)
Storage
Area
(cm 2)
Cell
Area
(m2)
Pitch
Width
Cm)
Year
4K 7 0.07 1764 6 1973
16K 5 0.1 800 6 1976
64K 3 0.15 216 5 1978
256K 2 0.3 96 5 1982
1M 1.3 0.2 20 4 1984
16M 0.5 0.3 1.5 3 ?
64M 0.35 0.6 0.7 3 ?
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number of 2-coupling faults. But in large size memory, with high chip density the faults 
are largely due to the patterns of 0 ’s and l ’s stored in the neighboring cells. Hayes [3], Suk 
& Reddy [4], have proposed near optimal algorithms to detect pattern sensitive faults in the 
neighborhood of 5 cells. Eventhough these algorithms have linear complexity, they have an 
0 ( k 2 k ) constant multiplier, where k is the size of neighborhood. Fuentes, et al. , [5] have 
proposed random testing as an alternate to deterministic algorithms for pattern sensitive 
fault testing and have analyzed the Markov chain model to find out that for 99.9% fault 
coverage test size in random testing is much larger than the deterministic algorithms in 
[3, 4]. To test a 4M bit RAM with 500 nsec access time, these algorithms will need over an 
hour. Eventhough this high overhead can be reduced by allowing many RAM chips are 
being tested in parallel and are being compared with a reference fault free chip [6], it is 
necessary to evolve novel techniques to test RAM chip such that many storage cells are 
tested in parallel. In conventional sequential testing techniques the Memory Address Regis­
ter (MAR) and the Memory Data Register (MDR) form the bottleneck in speeding up the 
test algorithms. In this paper, a new parallel testing technique has been proposed and an 
O (yfn ) algorithm has been designed to detect the pattern sensitive faults. In the test mode, 
the decoder makes multiple selection of bit lines allowing to write the same data simultane­
ously at many storage locations on the same word line. In the read mode, a multi-bit com­
parator concurrently detects the error, if any. Conceptually, it has extended the system 
level parallel testing at the on chip level. But unlike in system level parallel testing, where 
a fault free reference chip is needed to locate the faulty chip, here a fault is detected by 
concurrent comparison to test whether all the input to the comparator are identical. The 
additional hardware is minimal and has been designed such that they can be fitted within 
the limits of 3X to 6X (where X is the technological feature width) inter cell pitch width.
The problem of parallel testing has been addressed by other researchers. You & Hayes 
[7] partitioned the memory array in two or more subarrays and concurrently test them in 
O ('fn  ) time. But their test only detects a limited types of pattern sensitive faults where a
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write operation becomes faulty in presence of a few specific patterns in its adjacent cells. It 
does not detect the faults caused by transitions in the neighborhood. Moreover, it relies on 
comparing only two cells in memory arrays having two partitions. Thus if two cells are 
identically faulty, it fails to detect. As opposed to their technique, a multi-bit comparator 
has been used in this paper which concurrently detects simultaneous 0's and l ’s. Thus relia­
bility of fault detection is very high. You & Hayes reconfigure the memory subarray of size 
s bit into an s bit cyclic shift register where the data recirculates whenever a read opera­
tion is made. The reconfiguration has been done by introducing pass transistors on the bit 
lines which deteriorates both the sensitivity of the sense amplifiers by VT (threshold vol­
tage in MOS devices) and the access time of RAM in normal mode of operation. Also, since 
the test procedure is generated inside the chip, high extra overhead is involved in their 
design (including self testing decoder). To ensure the reliability of the test circuits inside 
the chip, extra pins are needed for the controllability and observability of the test circuit. 
Kinoshito & Saluja [8] analyzed the extra overhead involved in micro-coded ROM based 
built-in test generator for testing the pattern sensitive faults but their algorithms have 
linear time complexity. Sridhar[9] proposed an alternate scheme which does not require 
built-in test generator and used parallel signature analyzer (PSA) to access many bit lines 
concurrently. The PSA operates in three distinct mode: in the scan mode it is loaded with a 
specific pattern from outside in bit sequentially: in the write mode it writes its stored value 
to many bit lines in parallel: finally, in the signature mode it reads the content of the 
memory cells written earlier and generates an error quotient bit if there is any error. There 
are three potential limitations of this technique. At first, the scan mode reduces the paral­
lelism in testing. Unless the test data generates a periodic signature which can be used to 
write subsequently, maximum speed up achievable in their technique is 3.5 for marching 
test of [2] having test complexity of lA n . For complex test procedure necessary to test pat­
tern sensitive faults, it may be necessary to scan in data several times. Secondly, a b -bit 
PSA can be implemented by approximately 156 transistors (requiring an area of 25Ax30\
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for each bit) and does not fit within the allocated maximum limits of 6X pitch width 
between bit lines. Thus, it becomes difficult to adjust the PSA on the periphery of the 
memory array. Finally, the PSA itself consists of dynamic shift registers which are highly 
vulnerable to soft errors. Thus the reliability of the testing circuit is very much question­
able.
2. NOTATIONS AND FAULT MODEL
An n X l word RAM, denoted by Mn , consists of p identical two dimensional subma­
trices each of size bXw  (= r  , say) such that n =kbw . A submatrix. Mr , consists of b bit 
lines and w word lines. Since in two layer VLSI technology either the bit line or the word 
line consists of diffusion/polysilicon wire which has quadratic signal propagation delay as 
opposed to the linear delay of the metal wire, it is mandatory to partition the M„ into p 
submatrices so that the access time does not deteriorate for large value of n . Also in order 
to drive long bit lines larger sense amplifiers are required to maintain their sensitivity. The 
partitioning has the intrinsic advantage since all the submatrices can be tested concurrently 
and thereby a testing speed up of p is easily achieved by incorporating built-in testing cir­
cuits. But p partitions are achieved at the expense of proliferating the sense amplifiers by a 
factor of \fp and also physically redistributing the decoder logic which introduces addi­
tional routing complexity and delay. For practical large size RAM having size 64K bit and 
more usually the value of p is chosen between 2 and 16. The ratio e - b  /w is called the 
eccentricity of Mr and is chosen such that the access time is minimized, e ^  1 if the word 
line is made of metal and e ^  1 if the bit line is made of metal.
Let 2? = {0,1, • • • ,¿--1 } denote the set of bit lines in Mr and W = {0,1. • • • ,w—l}  
denote its set of word lines. The ordered pair (i , / )  described by the cartesian product 
B x W  denotes the address of the storage cell which occurs at the crosspoint of i -th bit line 
and /  -th word line. Such a cell is denoted by Ci } . The state of the cell Ci; is denoted by 
sij • An operation, xp, on cell Cu is denoted by ) and the new state by s +u . Valid
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operations are to write a 1 or a 0 on a cell and to read the content of the cell. These opera­
tions are denoted by W X.W0 and R , respectively. Further to above notations, the operation 
of writing an either 0 or 1 (i.e., don’t care, x) will be denoted by Wx and the operation of 
writing y €{0, 1} will be denoted by Wy . Depending on the previous state of the cell s¡j € 
{0.1}, the effect of application of *]/€ {WX,W0,R } on Cy can be further classified by the 
ordered pair in cartesian product s¡j Xrp.
(1) Ordered pair (0 ,W ) is to write 1 erasing a previous 0 and is denoted by T.
(2) Ordered pair (O.W0) is to write 0 over a previous 0 and is called non-transition 
write 0 .
(3) Ordered pair (l.W ^) is to write 1 over a previous 1 and is called non-transition 
write 1.
(4) Ordered pair (1,W 0) is to write 0 over a previous 1 and is denoted by 1.
(5) Ordered pairs (0 J t ) and (1M ) denote the operations of reading a cell whose pre­
vious contents are 0 and 1 respectively.
In memories with non-destructive read, the operations (0 .R ) and ( l .i? )  are such that 
s*ij =s¡j . But in memories with destructive read, s +¡j may be different from si } .
2.1. Memory Cell Faults:
In this paper, all read operations will be assumed to be fault free and thereby applica­
ble to memories with non-destructive read. The test algorithms discussed in this paper has 
O (\/n /(pc )) complexity and can detect the restricted pattern sensitive fault (PSF) [10]. 
An unrestricted PSF has been shown to have [ l l ]  (3n 2+2n )2rt test complexity and is 
impractical in large size RAM. In restricted PSF, an operation ) is faulty due to the 
presence of a specific pattern in a set of physically adjacent cells (called its neighbors) or an 
operation on its neighbor changes si } . Figure 1 shows the physically adjacent cells of Ci} 
and their neighbors are defined as follows.
Definition 1 A base cell Ci} with its four rookwise adjacent neighboring cells Ci±1J and 
c i j ±  i are called von Neumann neighborhood (or type 1 neighborhood) of Ci } . If the base 
cell is deleted, the set of remaining cells in the neighborhood are denoted by N  x. Cells
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Cj ±1 ,j that share the same word line with the base cell are denoted by Nw , while the cells 
Q  j  ±i that share the same bit line with the base cell are denoted by Nb.
Definition 2 A base cell Cy with its eight adjacent neighboring cells Cf ± ij ±i are called 
Moore neighborhood (or type 2 neighborhood) of Ci} If the type 1 neighborhood is deleted 
from the type 2 neighborhood, the set of remaining cells in the neighborhood are denoted by
N  2*
Definition 3 A pattern sensitive fault is called static (SPSF) if an operation ^(Ci} ) is 
faulty in presence of a fixed pattern in W i U ^ 2- This fault is denoted by 
'KQ; )/s (Nb )s (N w )s (N 2), where s (Nb ), s (Nw ) and s (N 2) represent the states of all cells 
in Nb , Nw and N 2, respectively.
Definition 4 A pattern sensitive fault is called dynamic (DPSF) if si} changes because of 
an operation ) on one or more cells in N  ± U  N  2. A DPSF is denoted by
sij /'K Q  ±ij  (Nw (iV2), Sij Is (Nb ), r^(C| j  ±1) j  0V2). or si} Is (Nb \s (Nw ).^(iV2),
depending on whether the operation made on bit lines of N v word lines of N x or N 2
j-1 j j+1 j+2
Figure 1: Base Cell, Q j and its neighborhoods
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changes .
Let the cells in the neighborhood be assigned k distinct positive number in the set 
{0.1. • • • k — 1} such that the number i is assigned to the base cell. The content of the neigh­
borhood can be denoted by a a state vector < s 0s 1 • • • • • • sk^ >  where s} is the state of
the cell which has been assigned the number j  €{0,1, • • • Jc— 1}. Clearly, the state vector 
space of a neighborhood of size k describes a k dimensional boolean hypercube in which the
nodes represent all different possible patterns which can be stored in the neighborhood. A
*-1
node in the state vector space graph is numbered m , where m = J^ S j2 j and evidently
J= o
O^m ^2* — 1. An edge corresponds to the state transition due to a write operation. Wx, on 
a cell in the neighborhood. Let \f/(j ) denote an operation of W0. Wx. R } on the cell
numbered j .  Thus Wx( i ) changes the state vector from < s 0s 1 • • • ^  • • • sk_x>  to 
< s qS i ' • • Si • • • All such Wx( i ) operations on 2* nodes sensitize the SPSF and
hence a test length of 2* is required to detect SPSF in a neighborhood of k cells. All other 
operations Wx( j  sensitize the DPSF and the total test length is equal to (Jc —1)2* (note 
that each undirected edge in hypercube corresponds to two transitions). In Figure 2. a three 
dimensional boolean hypercube represents the state vector space of a neighborhood of size 
^ = 3- Assuming that i =2 is the base cell, all the diagonal edges between the outer and inner
4 6
Figure 2: State space graph for neighborhood w ith k =3.
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squares sensitize the SPSF while the other edges sensitize the DPSF. It is interesting to note 
that the operation Wx(i ) corresponds to C, routing in k -cube SIMD network [12]. A path 
on state vector space graph from any arbitrary state to another state represents a write 
sequence on memory cells in the neighborhood. The number of transitions in a write 
sequence indicates the path length. If the path terminates at the originating state, it is 
called a cycle and its diameter is equal to half of the cycle length.
Definition 5 A path is called a k -hamiltonian cycle if the path describes a cycle having 
diameter k and it does not visit any state (except the originating state) twice.
It may be observed that all cells stuck-at-faults are detected by SPSF. Stuck-at-faults 
in memory cells usually occur because of oxide pin holes in storage transistors and thus 
cause irreversible permanent faults. If the operation W )R (i ) is done for all possible 
2*-1 patterns in k —1 adjacent cells, it will sensitize the base cell stuck-at-0 fault, denoted 
by C(i )/0. Similarly, the remaining 2k~1 W0(i )R ( i ) operations in SPSF will sensitize the 
base cell stuck-at-1 fault, denoted by C(i ) / l .  In RAM design where the memory cell con­
sists of access transistors, the pin hole defects on access transistor gate oxides may cause cell 
stuck-at-word-line (C(i )/L w ), cell stuck-at-bit-line (C(i )/L b ) and bit-word-line-crosstalk 
(Lw /Lb ). In switched capacitance single transistor dynamic RAM memory cell design which 
does not use the access transistor, these faults are largely due to leakage current between 
the cell, the bulk substrate, the word line and the bit line. Chatterjee, et al. [13], have 
made intensive study of failure modes in RAM due to leakage current and noted that these 
leakage current vary widely depending on the patterns stored in adjacent cells. Like the 
stuck-at-faults. the SPSF sensitizes all these faults based on device modeling. It may also be 
noted that each W x(t )R ( i ) operation automatically sensitizes the transition faults in base 
cell.
Operations W x( j  )R (i ) for all j  5*i check the 2-coupling faults between the base cell 
and other cells in its neighborhoods. Two cells i and j  are called 2-coupled if a
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transitional write operation ) simultaneously coerce a transitional write operation 
</r2CO and the fault is denoted by W y  )=><A2(i )• Evidently ^  and \f/2 can be T and 1. If 
'Ai= ^2* then the two cells are said to be symmetrically coupled. If either the fault 
K j  )-> T (i ) or the fault 1 (y ) = > l ( i ) occur but not the both, then the two cells are said to 
be 1-way symmetrically coupled and it is denoted by T(y)=>T(i) I I i(y ) = > l ( i ). If 
both the faults occur, then i and y are said to be 2-way symmetrically coupled and it is 
denoted by T(y )= > !(£ )  && l ( y ) - > l ( i ) .  On the contrary, if \)/1 and \f/2 are not neces­
sarily identical, then the cells are said to be asymmetrically coupled. 1-way asymmetric 
coupling is denoted by t (y ) = > t ( i )  II T (y )= > i(i)  II l(y )= > T (i) II i (y ) = > i ( i ) .  
2-way asymmetric coupling is denoted by
CT(y)->T(i) II T (y )= > l(i))  && (l(y  ) - > ? ( * )  II l (y ) -> K O ) . It may be noted that 
all the Wx(y )2? ( i ) which sensitize the DPSF also sensitize the above four types of 2 -  
coupling faults between the base cell and its neighboring cells.
In this paper, test algorithms will be discussed which sensitize the SPSFs and DPSFs 
between each cell in the memory and its Moore Neighborhood. Since 4608 transition 
writes are required to sensitize all the SPSFs and DPSFs between the base cell and its neigh­
bors, certain constraints are invoked here. These constraints are on the basis of practical 
observations and allow to collapse the number of transition writes to 64 to test the SPSFs 
and DPSFs. Under the constraints, physically adjacent nine cells in Moore neighborhood 
constitute logically adjacent 5 cells. It will be assumed that the cells in Nb. Nw and N 2 are 
mutually consistent in the sense that if an operation T or i  is applied to one cell or simul­
taneously to more than one cell belonging to a neighborhood N  (where N  can be Nb , Nw or 
N  2) then the next write operation in the test will be to apply the previous transition write 
to the remaining cells in N  and the state transition in the base cell occurs only once. The 
consistency criterion changes the definition of DPSF in fault model slightly and is stated
below.
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Definition 5 If the base cell, i is in state Si € {0 , 1} and a transition write t/r is made over 
one or two cells simultaneously belonging to N  (where N  can be Nb, Nw or N  2) then a 
DPSF is said to be consistent if the state of cell i does not change back from i~ to st after 
the successive \f/ operation on the remaining cells in N .
Under the consistency criterion, the state of a neighborhood, s (N  ) will be denoted by 
1 or 0 if all the cells in the neighborhood have state 1 or 0, respectively. A transition write 
\f/(N ) will be denoted by T or 1 if the transition write \f/ is made over all the cells in N  
before another transition write is made on any other cell not included in N . All the SPSFs 
and DPSFs under these new notations are shown in Table 2.
In addition to the faults in memory cell array, faults may occur in bit line and word 
line decoders, memory address buffers and read/write logic in RAM. Before the test algo­
rithms are defined, these faults are needed to be modeled and the test algorithm is designed 
to cover these faults.
Table 2: All possible SPSFs and DPSFs
fault type fault notation
SPSF î/000 , Î/100, Î/010, Î/110. 
Î/001, Î/101, Î/011 , Î/111. 
1 /0 0 0 .1 /1 0 0 ,1 /0 1 0 .1 /1 1 0 . 
1 /0 0 1 ,1 /1 0 1 ,1 /0 1 1 .1 /1 1 1 .
DPSF 0/Î00, 0 /Î10, 0 /Î01 . 0 /Î11. 
1/Î00. 1/Î10, 1/Î01. 1/Î11, 
0/100. 0/110, 0/101, 0/111, 
1/100, 1/110. 1/101. 1/111. 
0/0Î0, 0 /1Î0 , 0 /0Î1 , 0 /1Î1 , 
1/0Î0. 1 /1 Î0 ,1 /0 Î1 .1 /1 Î1 . 
0/010, O/llO, 0/011, O /lll, 
1/010, 1/110, l / O l l . l / l l l ,  
0/00Î, 0 /10Î, 0 /01Î, 0/11T, 
1/00Î, 1/10Î, 1/OlT, 1/1 IT. 
0/001, 0/101, 0/011, 0/111. 
1/001, 1/101, 1/011, 1/111.
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2.2. Decoder Faults:
In RAM decoders are divided into bit line decoders and word line decoders. In this 
section the faults of bit line decoders are discussed and they are also applicable to word line 
decoders. A storage cell in an r  bit subarray of a RAM is addressed by log2& +log2w bit. 
log2& bit address to bit line decoder describes an input address space A of cardinality b . A 
decoder. D maps an element a  €A onto a bit line j  €Z? such that D (a )= j . A decoder is 
fault free if D is a bijective mapping. A decoder is said to be faulty if D is not a bijective 
mapping. A mapping, D *! is said to be type 1 faulty if there exists an a £A  such that 
D* . A mapping D* 2 is said to be type 2 faulty if there exist a £A  and j36A such
that for all j  €C and D* 2(cx)=y. where B QC and there exists at least one element k €C 
so that D 2(oO=Z)* 2(/3)=&. A mapping D* 3 is said to be type 3 faulty if there exist a €A  
and j3€C , where C DA such that for all /36C . D* 3( j3)=£>* 3(a ).
All possible decoder faults like line open, line shorted, bridging, crosspoint stuck at 0 
and 1. multiple access, etc., are covered by the composite mapping D* ¿D *  2°Z>* 3.
It may be noted that the stuck-at-faults in memory buffers will result into one of the 
three types of fault and need not be considered separately. Stuck-at-faults in read/write 
logic will be modeled as SPSF in memory cells. Capacitive coupling effects in input/output 
lines will be detected by DPSFs.
3. TEST METHODS AND TEST ALGORITHMS:
The basic strategy adopted for parallel testing can be conceived as fault syndrome 
based. From the previous fault model, it may be noted that in the presence of a multiple 
access (type 2) fault in decoder, a write operation results in parallel writing the content of 
data-in buffer to all the locations selected by the decoder. A read operation results in stor­
ing either the boolean OR or logical AND of the contents in multiple accessed cells into the 
data-out buffer. In this paper, it will be assumed that it is unknown whether the content 
of data-out buffer results due to OR or AND function. The strategy adopted in this paper
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is to divide the b bit lines in a memory subarray into g  groups such that the bit line i 
belongs to group j , where j  = i {mod g ). In the test mode, all the bit lines in a group j  
are selected in parallel to execute a read or write operation. A write operation allows to
write simultaneously on q = ?>/g cells as selected by word line. If due to SPSF, a write 
operation on a cell fails, then the error is detected in read operation when all these cells are 
read in parallel. It is not possible to determine the error from the content of data-out 
buffer. Hence a parallel comparator of q input is included to concurrently detect whether 
all the q bits are identical. If any discrepancy occurs, the comparator triggers the error 
latch to indicate the occurrence of a fault. The organization of RAM with modified decoder 
and comparator is shown in Figure 3.
In order to detect all the SPSFs and DPSFs discussed in the fault model, the value of g 
is chosen to be 2. Thus the decoder allows parallel access of all even bit lines at a time and 
all odd bit lines at a time. The word line is accessed sequentially and to detect the pattern 
sensitive faults, they are accessed in interlace scanning mode. The interlace scanning can 
select the even and odd word lines in either ascending or descending order. Thus the testing 
technique can be defined as cross product of concurrent interlaced bit line and sequential 
interlaced word line scanning. The test algorithm is given in Algorithm 1. The RAM cells 
are divided into four classes of cells. The set of bit lines i €B  are divided into Beven and 
Bodd depending on whether i is even or odd, respectively and the set of word lines j  € W 
are divided into and depending on whether j  is even or odd, respectively. All
cells whose addresses are given by the cartesian product B^d go through a transi­
tional write when the procedure ProcA is called. Similarly, all cells whose addresses are 
given by B^d X i V ^ , B„m and B ^  go through a transitional write when
procedures ProcB, ProcC and ProcD are called, respectively. Procedures described here are 
similar to marching algorithms. Unlike the marching elements of earlier marching test 
algorithms [14] where the marching elements move in ascending or descending sequence of
3 TEST METHODS AND TEST ALGORITHMS: 14
memory address, here a set of operations, called a marching macro element, move in ascend­
ing sequence of or word lines number. If ^i. \f/2, ... , i/r, are a set of operations 
applied successively to a memory cell, , and following to those operations \fit +1 is applied 
to memory cells, Ci+Xij  +J>1, ... , Ci+Xk j +yk, then the marching macro element is denoted by 
‘ * •^f(Cu )^ + i(C  i + x  x.j +yj) ' '  ‘ +i(Ci +X/( j  +yk ). The use of marching macro element
facilitates hardware generation of the algorithm. Thus the test procedure described here is 
well suited for built-in self testable (BIST) random access memory design.
Theorem 1: Algorithm 1 detects all Static Pattern Sensitive Faults and
all Dynamic Pattern Sensitive Faults in a memory array.
Proof Sketch: Each for loop in lines 2, 3, 4, 5, 7, 8 , 9  and 10 describes a 4-hamiltonian
cycle for every cells in the memory. The number of nodes in the cycle is 8 and the number 
of directed edges in the cycle are also 8. Thus each memory cell makes eight 4-hamiltonian 
tour such that in no tour the same directed edge is traversed twice. Since 8 tours on 4 
dimensional hypercube cover 64 transition writes, all the SPSFs and DPSFs are covered if 
after each transition write all the cells in the neighborhood are read. For details of tour, see 
Table 3 and Figure 4. The reading operation describes a tessellation by tetrominoes. □
Theorem 2x Algorithm 1 has 97.5 J n  /{p e) test complexity, where n is the 
size of RAM in bits, p is the number of partitions in RAM and e is the 
eccentricity of each partition.
Proof: Each "for" loop (in Algorithm 1) which describes 4-hamiltonian cycle needs 
2x6w =12w operations. Since there are 8 4-hamiltonian cycles, total number of operations 
is 96w . Line 1 and 6 are used for initialization of memory and need 1.5w operations. Since 
there are p partitions, n = pbw =pew2 and therefore, w = V/t /(pe ). □
The algorithm is near optimal and needs 0.5w extra write operations. By describing 
an eulerian tour over the hypercube optimal algorithm can be constructed. In order to gen-
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Algorithm Is Parallel Pattern Sensitive Fault Test
Notation: = {i I {i €B )& {i {mod 2)= 0)}
= [i 10  €B )& {i {mod 2 )= 1)}
B  —  Bgygn U Bodd
i ' = (i +1) (mod b ) 
j  = (y —1) (mod w )
{
/*  begin */
(1) fo r (y =0:j  < w ;j  + + )
pardo ( for all Ci} € B Xj  )
W0(C,y);
(2) fo r (x = l mpc ^0\x — ) {
ProcA(x); ProcC(x); ProcD(x); ProcB(x);}
(3) for {x  = l ;x  ^ 0 ;x  — ) {
ProcB(x); ProcD(x); ProcC(x); ProcA(x):}
(4) for (x =l\x — ) {
ProcC(x); ProcA(x): ProcB(x); ProcD(x);}
(5) fo r {x  —l;x  ^ 0 ;x  — ) {
ProcD(x); ProcB(x): ProcA(x): ProcC(x):}
(6) fo r  (y = 0 ;y < w ; j  + + )
pardo ( for all Cy € Beven x j  )
WiCCy);
(7) fo r {x  = l ;x  ^ 0 ;x — ) {
ProcC(l-x); ProcA(x): ProcB(x); ProcD(l-x);}
(8) fo r (x = l;x  ^0\x — ) {
ProcD(l-x): ProcB(x); ProcA(x): ProcC(l-x);}
(9) for {x  = l ;x  — ) {
ProcA(x): ProcC(l-x); ProcD(l-x): ProcB(x):}
(10) for (x  —l\x ^ 0 ;x  — ) {
ProcB(x); ProcD(l-x); ProcC(l-x); ProcA(x):} 
/*  end */
}
(11) ProcA(y)
{ fo r (y =0: j  <  w : j  + + )
if  ( j  {mod 2) = 1 )
pardo ( for all Cf} € x j )  
R W ,R {C i} )R (Cy-) R (C.-. )R (Ciy );
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(12) ProcB(y)
{ fo r (y = 0 ;j  < w ; j  + + )
if  C y (mod 2) = 0 )
pardo ( for all C¡j € Xy )
 ^ RWy R ( C )R (C .j )R (C.-. )R (C.-, •);
(13) ProcC(y)
{ fo r  (y = 0 ;j  < w ; j  + + )
if  ( j  (mod 2) = 0 )
pardo (fo r  all C{ j € Beven Xy )
)£ (C .y )£ (C 0  )2K C .y);
(14) ProclXy)
{ fo r  (y =0:y <w ;y + + )
if  ( y (mod 2) = 1 )
pardo ( for all Ci} € 5 evwi Xy )
*  (Cy )R (Cfj ■)£ (C -. ) *  (C. y);
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Table 3: Transition Write Sequence in Algorithm 1
"for" Loop in Cell Type Hamiltonian Cycle
line #2 Qj odd
Cy £ & o d d  ^^«ven 
Cy X ff„ „
C l , y.wM
<0,1.9,13,15,14,6.2,0>  
<0,2,6,14,15,13,9,1,0>  
<0.8,9.11,15.7,6 .4 .0>  
<0,4.6,7,15,11.9,8 .0>
line #3 Cy Z B o d d  odd 
Cy X^even 
Ci; € 5 ^  XWeven 
Q# ^B even X W o d d
<0,2,6,14,15,13,9,1,0>  
<0,1.9.13,15,14,6.2,0 >  
< 0.4,6,7,15,11,9,8,0>  
< 0 .8 .9 ,11.15.7,6.4,0>
line #4 C i j  € B e v e n  ^ ^ o d d
C i j  € B o d d  ^^even 
Cy € B e v m  X Weven
C,i G B even  odd
< 0,8,9,11.15,7,6,4,0>  
< 0,4,6,7,15,11,9,8,0>  
<0.1,9,13.15.14.6,2 ,0>  
<0,2:6.14,15.13,9.1,0 >
line #5 Cy ^ - B o d d  X W ^  
Cy ^Bqjj XW evm 
Cy € Severe 
Cj; £ Beven y ^ W o d d
<0,4,6,7,15,11.9,8,0>  
<0.8,9,11,15,7,6,4,0 >  
<0,2.6,14,15.13,9 ,1 .0>  
< 0,1,9.13,15.14,6,2,0 >
line #7 Cy ^Bcdd X W o d d  
Cy ^ B o d d  X^jven 
Cy ^Beven XWgy  ^
Ci, € 5 ^  X W ^
<12,4 .5 ,7 ,3,11.10.8.12>  
<12,8,10,11,3,7,5,4 ,12>  
<3,2.10.14,12.13,5,1.3 > 
<3.1.5,13,12.14.10.2,3 >
line #8 Cy ^B^d X W ^ d  
Cy Z B ^ d  XW even 
Cy € Severe X W ^  
Ci, € 5 wct x W o d d
<12,8,10,11,3,7,5,4,12>  
<12.4,5,7.3.11,10,8,12>  
<3,1,5.13,12.14,10.2,3 >  
<3.2,10.14.12.13.5,1.3>
line #9 Cy Z B c d d  X W o d d  
Cy ^ B o d d  XWgy^ j 
Cy  ^Pevera XWgy^
Ci, Ç B gvgn X W t f d
< 12.13,5,1,3,2,10,14,12>  
<12.14.10.2.3,1,5.13,12>  
< 3,11 ,10 ,8 ,12,4.5,7.3>  
<3,7,5,4,12,8,10.11,3 >
line #10 Cy Z B ^ d  xw odd 
Cy ^ B o d d  XW even 
Cy -^^ even X W ^  
Cy £ B even X W o d d
<12,14,10,2,3,1.5.13,12>  
<12,13,5.1,3,2,10,14,12>  
< 3,7,5,4,12,8,10,11,3 >  
<3.11.10,8,12,4,5,7,3 >
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Figure 4: State space graph for neighborhood w ith k =4. 
erate the eulerian tour, it is necessary to construct 4 bit reflected grey code which has a 
hamming distance of 1. Write sequence can be derived from these codes to describe eulerian 
path. Thus it can be seen that the eulerian tour is far more difficult to generate by hardware 
for embedded applications. On the contrary, algorithm 1 described here is very simple to 
generate by using a log2w bit counter.
After the parallel testing is completed, the bit lines are tested for multiple access 
faults in decoder by Algorithm 2.
Theorem 3: Algorithm 1 and 2 detect all decoder faults described by
composite mapping D * .
Proof: Algorithm 1 detects all the word line decoder type 1. 2 and 3 faults. By assumption 
the output of data out buffer is either the logical AND or OR of the content of the storage 
cells at the cross point of the selected word line and the bit lines accessed in parallel. Thus, 
if no fault occurs, the data output will be the same irrespective whether it is a logical OR or 
a logical AND implementation. Thus by reading the data output, the content of the cells can 
be read without ambiguity if there is no fault. Thus type 1 word line decoder fault can be 
easily detected by reading the data output. Type 2 and type 3 faults in word line decoder 
can be easily detected by the parallel comparator while executing Algorithm 1. Algorithm 1
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Algorithm 2: Multiple Access in Decoder
/*  assume the memory is initialized to zero */
/*  multiple access where decoder selects the correct bit line i along 
with one or more bit lines j  > i  */
j  = 0 ;
y = l:
for ( i =0; i < b ; i  + + )
RWyiCu ):
/*  multiple access where decoder selects the correct bit line i along 
with one or more bit lines j  < i */
y =y:
for ( i =b —1; i ^ 0 : i  — )
RWydCij );
also detects type 2 and 3 faults in bit line decoder except multiple accesses between odd bit 
lines and even bit lines. Algorithm 2 detects all bit line decoder type 1 and multiple 
accesses faults. □
4. IMPLEMENTATION:
4.1. Modified Decoder Circuit:
The technique described in this paper can be used for any fanout non-reconvergent 
decoder topology by simply adding a two input OR gate at each bit line decoder output and 
connecting it with one of the input of OR gate. In normal mode of operation, the other input 
of OR gate is grounded and the decoder output is passed by the OR gate. In testing mode, 
all decoder outputs are grounded and the bit lines are selected by the other input of OR 
gates. To illustrate the technique, it is assumed that the bit line decoders are made of NOR 
plane of two level PLA logic. The bit line decoder has been modified as shown in Figure 5.
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Lines LI and L2 are added to select the odd and even lines in parallel. Transistors Qq 
through Qb-i are used to select the bit lines by L  i and L 2. For normal operation mode 
TEST=0 and both L \—L  2= 1. Thus the bit lines are selected by the decoder depending on 
the content of address lines (a 0/z i. • • • ,a* ) where k =log2& —1. In test mode, all the 
address input is set to zero (i.e.. a* =0 for all 0 < t  ^ k .) Transistor Qb pulls down the lower 
most product line to zero while all other product lines are pulled down to zero by one or 
more cross-point decoding transistors. If the line L x=0  and L 2- 1. all the bit lines connected 
to line L 1 (say, the set of bit lines B „m ) will be selected in parallel. If the line L x= 1 and 
L  2= 0, all the odd bit lines in set B ^  connected to line L  2 will be selected in parallel.
4.2. Parallel Comparator and E rror Detector:
The parallel comparator and error detector senses the output of sense amplifiers con- 
nected to bit lines which are selected in parallel. It detects the concurrent occurrence of 
either 0 ’s or l ’s. In case, any selected bit line is different from other it triggers the error 
latch indicating the occurrence of a fault. Figure 6 shows the parallel comparator and error 
detector. Transistors Q0, • • • ,Qb-i  are connected to the sense amplifiers and they are 
selected by L 2- If L 2= 0, all the p-type pass transistors conduct and connect the set of bit 
lines in B ^  to the parallel comparator while B ^  lines are disconnected by the n-type 
transistors. If L 2= l  all the n-type transistors connect set of bit lines in B „m to the parallel 
comparator. Transistors are connected in series and detect concurrent
occurrence of 1 in bit lines set. Transistors P x. • • • ,Pt_i are connected in parallel and detect 
concurrent occurrence of 0 in bit lines set. Transistors T 0 and P 0 are the préchargé transis­
tors which are turned on by precharge clock phase 01. Transistors Tl and Pt are the 
discharge transistors which remain cut off during préchargé phase and turns on during 
discharge clock phase 02. Transistors S 0JSi and S 2 form a coincidence detector. If all the 
selected bit lines are 0 or 1, then both S i  and S 2 remain in cut off and the output of the 
detector is 1. The output of the detector is connected to the error latch consisting of transis-
4.2 Parallel Comparator and Error Detector: 21
tors V 0. • • • ,V 2. The error latch output is ERROR=0, when the selected bit lines are identi­
cal. If the bit lines are not identical, then S i conducts and S 2 remains cutoff and the detec­
tor output is 0. This triggers the error latch setting latch output to ERROR* 1. During write 
phase and normal mode of operation, the error latch is clamped to zero by V 4. The error 
detector is inhibited by the discharge transistors Qi and Tt during the start of read phase 
when the sense amplifiers output are not identical because of sluggish changes in some of 
the sense amplifiers.
5. CONCLUSION
This paper has discussed an efficient technique to speed up the RAM test algorithms. 
Specifically, it has proposed a novel test algorithm to test the pattern sensitive faults in 
RAM. In Table 4 the performance of the proposed algorithm is compared with the test algo­
rithms of [3] and [4] for different size of RAMs. All these test algorithms detect the static 
and dynamic pattern sensitive faults, eventhough there are some subtle differences in their 
faults model. The three noticeable aspects of the comparison are that -  i) the proposed algo­
rithm is more than thousand times faster than the other two algorithms, ii) as the RAM size 
increases by a factor of 64, the test complexity in proposed algorithm increases by a factor 
of 4 (unlike the other two algorithms in Table 4 for which test complexity increases by a 
factor of 64), and iii) the proposed algorithm utilizes the memory partitions to speed up the 
test eventhough its implementation and reliability are independent of RAM organization. 
Another key aspect of the implementation is that it can be used to speed up any existing 
algorithm. Hayes algorithm on pattern sensitive faults can be speeded up by a factor of 
0.2Vpn" for an n bit RAM. Similarly, Suk and Reddy’s PSF algorithms can be speeded up 
by a factor of O.Y15\fpn . But the proposed algorithm is much faster than these modified 
speeded up algorithms.
The implementation scheme uses minimal extra hardware. The parallel comparator 
consists of 26+ 12  transistors and the extra hardware in modified decoder is 6 + 1
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Table 4: Comparison Of Different PSF Test Algorithms
RAM Size 256k 1M 4M 16M
# Of Partitions (p ) 4 8 8 16
Hayes Test 28.5 sec 114.1 sec 456.3 sec: 1825.3 sec
(3fc +2)2* n
Suk & Reddy's Test 8.4 sec 33.6 sec 134.2 sec 536.9 sec
a  + 5 )2 * -^
Proposed Test 
(97.5 Vn /{pe )
4.6 msec 6.4 msec 12.8 msec 18.2 msec
Assumptions: memory cycle time -  200 nsec, e = 1.2
transistors. Thus the overall extra hardware is only 36+ 13  transistors and the overall chip 
area expansion is only 0.4% for 256k RAM. In contrast to that the parallel signature 
analyzer needs about 2.5% of extra chip area for 256k RAM. Moreover, parallel signature 
analyzer can not be laid out within the maximum interceller pitch width of 6X, where X is 
the technological feature width. The proposed technique needs only one transistor to fit 
within the pitch width and easily fits even for the future type of vertically integrated sin­
gle cell RAM design having intercell pitch width of 3X.
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